



N-Channel Enhancement Mode Field Effect Transistor

PRELIMINARY

FEATURES

- 100V, 88A, $R_{DS(ON)} = 4.2\text{m}\Omega$ @ $V_{GS} = 10\text{V}$.
 $R_{DS(ON)} = 6.6\text{m}\Omega$ @ $V_{GS} = 4.5\text{V}$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handing capability.
- RoHS compliant.
- Surface mount Package.



P-PAK 5X6

ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	$I_D @ R_{QJC}$	88	A
Drain Current-Continuous	$I_D @ R_{QJA}$	27	A
Drain Current-Pulsed ^a	$I_{DM} @ R_{QJC}$	352	A
Drain Current-Pulsed ^a	$I_{DM} @ R_{QJA}$	108	A
Maximum Power Dissipation	P_D	66	W
Single Pulsed Avalanche Energy ^e	E_{AS}	338	mJ
Single Pulsed Avalanche Current ^e	I_{AS}	26	A
Operating and Store Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	R_{QJC}	1.9	$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Ambient ^b	R_{QJA}	20	$^\circ\text{C/W}$

This is preliminary information on a new product in development now .
Details are subject to change without notice .

Rev 1. 2022.May
<http://www.cet-mos.com>



CEZ04R10L

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	100			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 100\text{V}, V_{\text{GS}} = 0\text{V}$		1		μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
On Characteristics^c						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	1		3	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 20\text{A}$		3.4	4.2	$\text{m}\Omega$
		$V_{\text{GS}} = 4.5\text{V}, I_D = 10\text{A}$		4.7	6.6	$\text{m}\Omega$
Dynamic Characteristics^d						
Input Capacitance	C_{iss}	$V_{\text{DS}} = 30\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		3085		pF
Output Capacitance	C_{oss}			1240		pF
Reverse Transfer Capacitance	C_{rss}			105		pF
Switching Characteristics^d						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 80\text{V}, I_D = 20\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 6\Omega$		35		ns
Turn-On Rise Time	t_r			16		ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			94		ns
Turn-Off Fall Time	t_f			26		ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 80\text{V}, I_D = 20\text{A}, V_{\text{GS}} = 4.5\text{V}$		38		nC
Gate-Source Charge	Q_{gs}			11		nC
Gate-Drain Charge	Q_{gd}			26		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current ^b	I_S			55		A
Drain-Source Diode Forward Voltage ^c	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = 20\text{A}$		1.2		V

Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature.
- b.Surface Mounted on FR4 Board, $t \leq 10$ sec.
- c.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- d.Guaranteed by design, not subject to production testing.
- e.L = 1mH, $I_{AS} = 26\text{A}$, $V_{DD} = 50\text{V}$, $R_G = 25\Omega$, Starting $T_J = 25^\circ\text{C}$.




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Breakdown Voltage Variation VS Temperature




Figure 10. Switching Test Circuit




Figure 11. Switching Waveforms





Figure 12. Normalized Thermal Transient Impedance Curve



CEZ04R10L

P-PAK5X6 產品外觀尺寸圖 (Product Outline Dimension)

SINGLE PAD 尺寸圖



RECOMMENDED LAND PATTERN

SYMBOLS	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	0.800	1.170	0.031	0.046
b	0.340	0.490	0.013	0.019
c	0.20	0.34	0.008	0.013
D	4.800	5.100	0.009	0.011
D1	3.800	4.200	0.150	0.165
D2	3.180	3.78	0.125	0.149
D3	0.150	0.360	0.006	0.142
E	5.650	5.900	0.222	0.232
e	1.270 TYP		0.050 TYP	
H	5.900	6.150	0.232	0.242
L1	0.050	0.250	0.002	0.010
L2	0.380	0.620	0.015	0.024
L3	0.380	0.75	0.015	0.030